Starten Sie Ihre Suche...


Durch die Nutzung unserer Webseite erklären Sie sich damit einverstanden, dass wir Cookies verwenden. Weitere Informationen

High-Throughput Polar Code Decoders with Information Bottleneck Quantization

Entropy. Bd. 26. H. 6. MDPI AG 2024 S. 462

Erscheinungsjahr: 2024

ISBN/ISSN: 1099-4300

Publikationstyp: Zeitschriftenaufsatz

Sprache: Englisch

Doi/URN: 10.3390/e26060462

Volltext über DOI/URN

GeprüftBibliothek

Inhaltszusammenfassung


In digital baseband processing, the forward error correction (FEC) unit belongs to the most demanding components in terms of computational complexity and power consumption. Hence, efficient implementation of FEC decoders is crucial for next-generation mobile broadband standards and an ongoing research topic. Quantization has a significant impact on the decoder area, power consumption and throughput. Thus, lower bit widths are preferred for efficient implementations but degrade the error corre...In digital baseband processing, the forward error correction (FEC) unit belongs to the most demanding components in terms of computational complexity and power consumption. Hence, efficient implementation of FEC decoders is crucial for next-generation mobile broadband standards and an ongoing research topic. Quantization has a significant impact on the decoder area, power consumption and throughput. Thus, lower bit widths are preferred for efficient implementations but degrade the error correction capability. To address this issue, a non-uniform quantization based on the Information Bottleneck (IB) method is proposed that enables a low bit width while maintaining the essential information. Many investigations on the use of the IB method for Low-density parity-check code) LDPC decoders exist and have shown its advantages from an implementation perspective. However, for polar code decoder implementations, there exists only one publication that is not based on the state-of-the-art Fast Simplified Successive-Cancellation (Fast-SSC) decoding algorithm, and only synthesis implementation results without energy estimation are shown. In contrast, our paper presents several optimized Fast-SSC polar code decoder implementations using IB-based quantization with placement and routing results using advanced 12 nm FinFET technology. Gains of up to 16% in area and 13% in energy efficiency are achieved with IB-based quantization at a Frame Error Rate (FER) of 10−7 and a polar code of 𝑁=1024, 𝑅=0.5 compared to state-of-the-art decoders.» weiterlesen» einklappen

  • forward error correction
  • polar code
  • information bottleneck
  • ASIC
  • 12 nm
  • implementation
  • Keywords: forward error correction
  • 12 nm implementation
  • Forward Error Correctio
  • Polar Code
  • Information Bottleneck
  • Implementation

Autoren


Kestel, Claus (Autor)
Wehn, Norbert (Autor)

Klassifikation


DDC Sachgruppe:
Ingenieurwissenschaften

Verknüpfte Personen